fix: book canonical, fr/de pin warnings, pin grouping per locale, SEO checks
CI / Lint e auditorias (push) Successful in 48s
CI / Trivy (dependências e segredos) (push) Successful in 12s
CI / Imagem Docker (linux/arm64) (push) Successful in 3m41s
Release / Plano (reaproveitar a imagem?) (push) Successful in 6s
Release / ci (push) Skipped
Release / Publica a imagem (linux/arm64) (push) Successful in 16s
Release / Cria a release no Gitea (push) Successful in 6s
CI / Lint e auditorias (push) Successful in 48s
CI / Trivy (dependências e segredos) (push) Successful in 12s
CI / Imagem Docker (linux/arm64) (push) Successful in 3m41s
Release / Plano (reaproveitar a imagem?) (push) Successful in 6s
Release / ci (push) Skipped
Release / Publica a imagem (linux/arm64) (push) Successful in 16s
Release / Cria a release no Gitea (push) Successful in 6s
Co-Authored-By: Claude Sonnet 5.5 <noreply@anthropic.com>
This commit is contained in:
1 parent
5a9fe676fc
commit
fe1802f818
67 files changed
+11875
-9596
No files matched your search
+30
-30
@@ -4,7 +4,7 @@
|
||||
"icone": "🔷",
|
||||
"descricao": "Der Pionier der Reihe mit Xtensa-Dual-Core, Wi-Fi 4 und klassischem Bluetooth/BLE. Empfohlen für klassische Audioprojekte und etablierte IoT-Gateways.",
|
||||
"arquitetura": "32-Bit-Xtensa®-LX6-Dual-Core",
|
||||
"nucleos": "1 (Single-core) ou 2 (Dual-core)",
|
||||
"nucleos": "1 (Single-Core) oder 2 (Dual-Core)",
|
||||
"frequencia": "Bis zu 240 MHz",
|
||||
"coprocessador_ulp": "Ja",
|
||||
"seguranca": {
|
||||
@@ -25,13 +25,13 @@
|
||||
"bluetooth": "Bluetooth 4.2 BR/EDR (Clássico) und Bluetooth LE (dual mode)",
|
||||
"ethernet": "Ja (Ethernet-MAC integriert)",
|
||||
"memoria_sram": "520 KB",
|
||||
"memoria_sram_rtc": "16 KB (dividida em RTC FAST e RTC SLOW)",
|
||||
"memoria_sram_rtc": "16 KB (aufgeteilt in RTC FAST und RTC SLOW)",
|
||||
"memoria_rom": "448 KB (für Boot- und Core-Funktionen)",
|
||||
"flash_externa": "Bis zu 16 MB über QSPI",
|
||||
"psram_externa": "Bis zu 8 MB über QSPI (in spezifischen Modulen wie WROVER)",
|
||||
"gpio": "34",
|
||||
"adc": "2x SAR-ADC mit 12 Bit, bis zu 18 Kanäle",
|
||||
"dac": "2x DAC de 8 bits",
|
||||
"dac": "2x 8-Bit-DAC",
|
||||
"touch": "10 kapazitive Kanäle",
|
||||
"uart": "3",
|
||||
"spi": "4 (SPI, HSPI, VSPI - 2 für Flash/PSRAM nutzbar)",
|
||||
@@ -57,7 +57,7 @@
|
||||
"esp_idf_minimo": "Seit Beginn (v3.x und früher)",
|
||||
"arduino_core": "Ja (147 definições de placa no core oficial)",
|
||||
"encapsulamento": "QFN48 (6×6 mm) und QFN48 (5×5 mm)",
|
||||
"modulos": "ESP32-MINI-1, ESP32-PICO-MINI-02, ESP32-PICO-V3, ESP32-PICO-V3-02 e mais 11",
|
||||
"modulos": "ESP32-MINI-1, ESP32-PICO-MINI-02, ESP32-PICO-V3, ESP32-PICO-V3-02 und 11 weitere",
|
||||
"datasheet": "https://documentation.espressif.com/esp32_datasheet_en.html",
|
||||
"manual_tecnico": "https://documentation.espressif.com/esp32_technical_reference_manual_en.html",
|
||||
"guia_de_programacao": "https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/index.html",
|
||||
@@ -73,7 +73,7 @@
|
||||
"frequencia": "Bis zu 240 MHz",
|
||||
"coprocessador_ulp": "Ja (RISC-V)",
|
||||
"seguranca": {
|
||||
"aes": "AES-128/192/256 com GCM",
|
||||
"aes": "AES-128/192/256 mit GCM",
|
||||
"sha": "SHA-1/224/256/384/512",
|
||||
"rsa": "Ja (RSA/MPI bis zu 4096 bits)",
|
||||
"ecc": "Nein",
|
||||
@@ -95,7 +95,7 @@
|
||||
"psram_externa": "Bis zu 1 GB über QSPI/Octal SPI",
|
||||
"gpio": "43",
|
||||
"adc": "2x SAR-ADC, bis zu 20 Kanäle: 13-Bit-Ausgabe (0–8191, einzigartig in der Familie), effektive Auflösung von 12 Bit ab Revision v1.0 (Erratum ADC-112)",
|
||||
"dac": "2x DAC de 8 bits",
|
||||
"dac": "2x 8-Bit-DAC",
|
||||
"touch": "14 kapazitive Kanäle",
|
||||
"uart": "2",
|
||||
"spi": "4 (SPI0/1 für Flash, SPI2/3 für allgemeine Zwecke)",
|
||||
@@ -118,7 +118,7 @@
|
||||
"esp_idf_minimo": "v4.2",
|
||||
"arduino_core": "Ja (26 definições de placa no core oficial)",
|
||||
"encapsulamento": "QFN56 (7×7 mm)",
|
||||
"modulos": "ESP32-S2-MINI-1, ESP32-S2-MINI-2, ESP32-S2-SOLO, ESP32-S2-SOLO-2 e mais 4",
|
||||
"modulos": "ESP32-S2-MINI-1, ESP32-S2-MINI-2, ESP32-S2-SOLO, ESP32-S2-SOLO-2 und 4 weitere",
|
||||
"datasheet": "https://documentation.espressif.com/esp32-s2_datasheet_en.html",
|
||||
"manual_tecnico": "https://documentation.espressif.com/esp32-s2_technical_reference_manual_en.html",
|
||||
"guia_de_programacao": "https://docs.espressif.com/projects/esp-idf/en/latest/esp32s2/get-started/index.html",
|
||||
@@ -192,13 +192,13 @@
|
||||
"nome_completo": "ESP32-S31",
|
||||
"icone": "🌀",
|
||||
"descricao": "Fortschrittlicher SoC, optimiert für generative KI und Vision-Edge-Verarbeitung, der hochfrequente Xtensa-Dual-Cores mit modernster Hardware-Sicherheit verbindet.",
|
||||
"arquitetura": "RISC-V dual-core de 32 bits (HP) + RISC-V single-core (LP)",
|
||||
"arquitetura": "32-Bit-RISC-V Dual-Core (HP) + RISC-V Single-Core (LP)",
|
||||
"nucleos": "2 (Dual-core HP) + 1 (Single-core LP)",
|
||||
"frequencia": "Bis zu 320 MHz",
|
||||
"coprocessador_ulp": "Ja (RISC-V, LP CPU de 40 MHz)",
|
||||
"aceleradores_ia": "Sim (Custom AI and DSP extension XespV)",
|
||||
"seguranca": {
|
||||
"aes": "AES-128/256 com GCM",
|
||||
"aes": "AES-128/256 mit GCM",
|
||||
"sha": "SHA-1/224/256/384/512",
|
||||
"rsa": "Ja (RSA/MPI bis zu 4096 bits)",
|
||||
"ecc": "Ja (P-192, P-256, P-384)",
|
||||
@@ -222,20 +222,20 @@
|
||||
"psram_externa": "16 MB oder 32 MB Octal-DDR, nur im Gehäuse integriert (NRV16, NRV32)",
|
||||
"gpio": "60",
|
||||
"adc": "2x SAR-ADC mit 12 Bit, bis zu 16 Kanäle",
|
||||
"dac": "Ja (2x DAC de 10 bits e 2x DAC de 12 bits)",
|
||||
"dac": "Ja (2x 10-Bit-DAC und 2x 12-Bit-DAC)",
|
||||
"touch": "14 kapazitive Kanäle",
|
||||
"uart": "5 (4 UART + 1 LP UART)",
|
||||
"spi": "7 (6 SPI + 1 LP SPI)",
|
||||
"i2c": "3 (2 I2C + 1 LP I2C)",
|
||||
"i2s": "2",
|
||||
"pwm": "LED-PWM (bis zu 8 Kanäle), Motor-PWM (MCPWM)",
|
||||
"usb": "1 (USB 2.0 High-Speed OTG e USB Serial/JTAG)",
|
||||
"usb": "1 (USB 2.0 High-Speed OTG und USB Serial/JTAG)",
|
||||
"can": "Ja (CAN FD Controller)",
|
||||
"sensor_temperatura": "1 (interno)",
|
||||
"consumo_energia": {
|
||||
"active": "Konfigurierbarer, leistungsoptimierter Hochleistungsbetrieb",
|
||||
"light_sleep": "0.1-0.8 mA",
|
||||
"deep_sleep": "Baixo consumo com LP CPU ativa"
|
||||
"deep_sleep": "Niedriger Verbrauch bei aktiver LP-CPU"
|
||||
},
|
||||
"temperatura_operacao": "-40°C a 85°C",
|
||||
"temperatura_armazenamento": "-40°C a 150°C",
|
||||
@@ -255,7 +255,7 @@
|
||||
"nome_completo": "ESP32-C2 (ESP8684)",
|
||||
"icone": "🌱",
|
||||
"descricao": "Kompakter und kostengünstiger RISC-V-Chip für einfache Sensoren und den direkten Ersatz des ESP8266 in volumenstarken Massenproduktionen.",
|
||||
"arquitetura": "RISC-V single-core de 32 bits",
|
||||
"arquitetura": "32-Bit-RISC-V Single-Core",
|
||||
"nucleos": "1 (Single-core)",
|
||||
"frequencia": "Bis zu 120 MHz",
|
||||
"seguranca": {
|
||||
@@ -269,7 +269,7 @@
|
||||
"key_manager": "Nein",
|
||||
"rng": "Ja (TRNG Hardware-TRNG)",
|
||||
"criptografia_flash": "XTS-AES-128",
|
||||
"secure_boot": "V2 (ECDSA P-192 ou P-256)",
|
||||
"secure_boot": "V2 (ECDSA P-192 oder P-256)",
|
||||
"protecao_dpa": "Nein"
|
||||
},
|
||||
"wifi": "IEEE 802.11 b/g/n (2.4 GHz, bis zu 72.2 Mbps)",
|
||||
@@ -300,7 +300,7 @@
|
||||
"esp_idf_minimo": "v5.0",
|
||||
"arduino_core": "Ja (1 definições de placa no core oficial)",
|
||||
"encapsulamento": "QFN24 (4×4 mm)",
|
||||
"modulos": "ESP8684-MINI-1, ESP8684-WROOM-01C, ESP8684-WROOM-02C, ESP8684-WROOM-02UC e mais 5",
|
||||
"modulos": "ESP8684-MINI-1, ESP8684-WROOM-01C, ESP8684-WROOM-02C, ESP8684-WROOM-02UC und 5 weitere",
|
||||
"datasheet": "https://documentation.espressif.com/esp32-c2_datasheet_en.html",
|
||||
"manual_tecnico": "https://documentation.espressif.com/esp32-c2_technical_reference_manual_en.html",
|
||||
"guia_de_programacao": "https://docs.espressif.com/projects/esp-idf/en/latest/esp32c2/get-started/index.html",
|
||||
@@ -311,7 +311,7 @@
|
||||
"nome_completo": "ESP32-C3",
|
||||
"icone": "💎",
|
||||
"descricao": "Kostengünstiger RISC-V-Single-Core, anschlusskompatibel zum ESP8266. Bietet Wi-Fi 4 und Bluetooth 5 (BLE) für kompakte vernetzte Geräte.",
|
||||
"arquitetura": "RISC-V single-core de 32 bits",
|
||||
"arquitetura": "32-Bit-RISC-V Single-Core",
|
||||
"nucleos": "1 (Single-core)",
|
||||
"frequencia": "Bis zu 160 MHz",
|
||||
"seguranca": {
|
||||
@@ -370,7 +370,7 @@
|
||||
"nome_completo": "ESP32-C5",
|
||||
"icone": "📶",
|
||||
"descricao": "Erster Dualband-SoC (2,4 GHz und 5 GHz) der C-Serie mit RISC-V-Architektur. Konzipiert für Industrieumgebungen mit hoher Kanalauslastung im 2,4-GHz-Band.",
|
||||
"arquitetura": "RISC-V single-core de 32 bits (HP) + RISC-V single-core (LP)",
|
||||
"arquitetura": "32-Bit-RISC-V Single-Core (HP) + RISC-V Single-Core (LP)",
|
||||
"nucleos": "1 (Single-core HP) + 1 (Single-core LP)",
|
||||
"frequencia": "Bis zu 240 MHz",
|
||||
"coprocessador_ulp": "Ja (RISC-V, LP CPU de 48 MHz)",
|
||||
@@ -385,7 +385,7 @@
|
||||
"key_manager": "Ja",
|
||||
"rng": "Ja (TRNG Hardware-TRNG)",
|
||||
"criptografia_flash": "XTS-AES-128/256",
|
||||
"secure_boot": "V2 (RSA-3072 ou ECDSA P-256/P-384)",
|
||||
"secure_boot": "V2 (RSA-3072 oder ECDSA P-256/P-384)",
|
||||
"protecao_dpa": "Ja"
|
||||
},
|
||||
"wifi": "Wi-Fi 6 (802.11ax) Dualband 2.4 GHz e 5 GHz",
|
||||
@@ -396,7 +396,7 @@
|
||||
"memoria_sram_rtc": "16 KB",
|
||||
"memoria_rom": "320 KB",
|
||||
"flash_externa": "Bis zu 16 MB über QSPI",
|
||||
"psram_externa": "Ja, via SPI (controlador de flash/PSRAM com cache)",
|
||||
"psram_externa": "Ja, über SPI (Flash/PSRAM-Controller mit Cache)",
|
||||
"gpio": "29",
|
||||
"adc": "1x SAR-ADC mit 12 Bit, bis zu 6 Kanäle",
|
||||
"dac": "Nein",
|
||||
@@ -425,14 +425,14 @@
|
||||
"guia_de_programacao": "https://docs.espressif.com/projects/esp-idf/en/latest/esp32c5/get-started/index.html",
|
||||
"placa": "/placas/esp32-c5.png",
|
||||
"cor": "#6f42c1",
|
||||
"sdio": "1 (SDIO Slave, a partir da revisão v1.0)",
|
||||
"sdio": "1 (SDIO Slave, ab Revision v1.0)",
|
||||
"can": "2 (CAN FD)"
|
||||
},
|
||||
"ESP32-C6": {
|
||||
"nome_completo": "ESP32-C6",
|
||||
"icone": "🌐",
|
||||
"descricao": "Moderner RISC-V-SoC mit Wi-Fi 6, Bluetooth 5 (LE) und integriertem IEEE-802.15.4-Funk. Ideal für stromsparende Smart-Home-Knoten nach Matter- und Thread-Standard.",
|
||||
"arquitetura": "RISC-V single-core de 32 bits (HP) + RISC-V single-core (LP)",
|
||||
"arquitetura": "32-Bit-RISC-V Single-Core (HP) + RISC-V Single-Core (LP)",
|
||||
"nucleos": "1 (Single-core HP) + 1 (Single-core LP)",
|
||||
"frequencia": "Bis zu 160 MHz",
|
||||
"coprocessador_ulp": "Ja (RISC-V, LP CPU de 20 MHz)",
|
||||
@@ -447,7 +447,7 @@
|
||||
"key_manager": "Nein",
|
||||
"rng": "Ja (TRNG Hardware-TRNG)",
|
||||
"criptografia_flash": "XTS-AES-128",
|
||||
"secure_boot": "V2 (RSA-3072 ou ECDSA)",
|
||||
"secure_boot": "V2 (RSA-3072 oder ECDSA)",
|
||||
"protecao_dpa": "Ja"
|
||||
},
|
||||
"wifi": "Wi-Fi 6 (802.11ax) 2.4 GHz",
|
||||
@@ -493,7 +493,7 @@
|
||||
"nome_completo": "ESP32-C61",
|
||||
"icone": "🛰️",
|
||||
"descricao": "Kostengünstige Variante des C6, optimiert für Wi-Fi 6- und BLE-Endknoten ohne 802.15.4-Funk, ideal für großflächig vernetzte Sensoren.",
|
||||
"arquitetura": "RISC-V single-core de 32 bits",
|
||||
"arquitetura": "32-Bit-RISC-V Single-Core",
|
||||
"nucleos": "1 (Single-core)",
|
||||
"frequencia": "Bis zu 160 MHz",
|
||||
"seguranca": {
|
||||
@@ -553,13 +553,13 @@
|
||||
"nome_completo": "ESP32-P4",
|
||||
"icone": "⚡",
|
||||
"descricao": "Hochleistungs-Mikrocontroller ohne integriertes Funkmodul mit 400-MHz-RISC-V-Dual-Core, MIPI-CSI/DSI-Schnittstellen und erweiterter Sicherheit für anspruchsvolle HMIs und Gateways.",
|
||||
"arquitetura": "RISC-V de 32 bits dual-core de alto desempenho (HP) + single-core de baixo consumo (LP)",
|
||||
"arquitetura": "32-Bit-RISC-V Dual-Core mit hoher Leistung (HP) + Single-Core mit niedrigem Verbrauch (LP)",
|
||||
"nucleos": "2 (Dual-core HP) + 1 (Single-core LP)",
|
||||
"frequencia": "Bis zu 400 MHz (HP, Revision v3.x; 360 MHz bei v1.x); LP bis zu 40 MHz",
|
||||
"coprocessador_ulp": "Ja (RISC-V, LP CPU de 40 MHz)",
|
||||
"aceleradores_ia": "Sim (Vector Instructions, aceleradores de IA)",
|
||||
"seguranca": {
|
||||
"aes": "AES-128/256 com GCM",
|
||||
"aes": "AES-128/256 mit GCM",
|
||||
"sha": "SHA-1/224/256/384/512",
|
||||
"rsa": "Ja (RSA/MPI bis zu 4096 bits)",
|
||||
"ecc": "Ja (P-192, P-256, P-384)",
|
||||
@@ -569,7 +569,7 @@
|
||||
"key_manager": "Ja",
|
||||
"rng": "Ja (TRNG Hardware-TRNG)",
|
||||
"criptografia_flash": "XTS-AES-128/256",
|
||||
"secure_boot": "V2 (RSA-3072 ou ECDSA)",
|
||||
"secure_boot": "V2 (RSA-3072 oder ECDSA)",
|
||||
"protecao_dpa": "Nein"
|
||||
},
|
||||
"wifi": "Nein",
|
||||
@@ -618,7 +618,7 @@
|
||||
"nome_completo": "ESP32-H2",
|
||||
"icone": "🔋",
|
||||
"descricao": "Ultra-Low-Power-Chip ohne Wi-Fi, ausgelegt für Zigbee 3.0, Thread 1.3 und Matter über 802.15.4 sowie Bluetooth 5.4 LE. Perfekt für batteriebetriebene Sensoren.",
|
||||
"arquitetura": "RISC-V single-core de 32 bits",
|
||||
"arquitetura": "32-Bit-RISC-V Single-Core",
|
||||
"nucleos": "1 (Single-core)",
|
||||
"frequencia": "Bis zu 96 MHz",
|
||||
"seguranca": {
|
||||
@@ -632,7 +632,7 @@
|
||||
"key_manager": "Nein",
|
||||
"rng": "Ja (TRNG Hardware-TRNG)",
|
||||
"criptografia_flash": "XTS-AES-128",
|
||||
"secure_boot": "V2 (RSA-3072 ou ECDSA)",
|
||||
"secure_boot": "V2 (RSA-3072 oder ECDSA)",
|
||||
"protecao_dpa": "Ja"
|
||||
},
|
||||
"wifi": "Nein",
|
||||
@@ -640,7 +640,7 @@
|
||||
"zigbee_thread": "IEEE 802.15.4 (Zigbee 3.0, Thread 1.4)",
|
||||
"matter": "Ja",
|
||||
"memoria_sram": "320 KB",
|
||||
"memoria_sram_rtc": "4 KB (LP Memory)",
|
||||
"memoria_sram_rtc": "4 KB (LP-Speicher)",
|
||||
"memoria_rom": "128 KB",
|
||||
"flash_externa": "Bis zu 16 MB über QSPI",
|
||||
"psram_externa": "Nein",
|
||||
@@ -678,7 +678,7 @@
|
||||
"icone": "🛡️",
|
||||
"descricao": "Weiterentwicklung der 802.15.4-Reihe mit RISC-V-Dual-Core, Bluetooth 5.4 und erweiterter Funkreichweite, optimiert für Thread-Border-Router und Gateways.",
|
||||
"status_documentacao": "Vorläufige Dokumentation: Espressif hat noch kein Datenblatt oder technisches Handbuch für den ESP32-H4 veröffentlicht. Die folgenden Daten stammen aus der offiziellen Produktankündigung und den Hardwaredefinitionen (soc_caps) von ESP-IDF und können sich bis zur Veröffentlichung ändern.",
|
||||
"arquitetura": "RISC-V dual-core de 32 bits",
|
||||
"arquitetura": "32-Bit-RISC-V Dual-Core",
|
||||
"nucleos": "2 (Dual-core)",
|
||||
"frequencia": "Bis zu 96 MHz",
|
||||
"seguranca": {
|
||||
|
||||
Reference in new issue
Block a user