{"nodes": [{"id": "public_datasheets_esp32_s2_chip", "label": "ESP32-S2 Series SoC", "file_type": "paper", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_xtensa_lx7", "label": "Xtensa Single-Core 32-bit LX7 Microprocessor (240 MHz)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_wifi", "label": "2.4 GHz Wi-Fi (802.11 b/g/n)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_wifi_mac_baseband", "label": "Wi-Fi MAC and Baseband", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_rf_module", "label": "RF Module (Balun, PA, LNA, RF Synthesizer)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_sram", "label": "320 KB SRAM", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_rom", "label": "128 KB ROM", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_rtc_memory", "label": "RTC Memory (16 KB RTC SRAM)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_ulp_coprocessor", "label": "ULP Coprocessor (ULP-RISC-V, ULP-FSM)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_usb_otg", "label": "Full-Speed USB OTG", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_touch_sensor", "label": "14 Touch Sensing GPIOs", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_dac", "label": "Two 8-bit DACs", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_sar_adc", "label": "Two 12-bit SAR ADCs", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_twai", "label": "TWAI Controller (CAN 2.0)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_secure_boot", "label": "Secure Boot", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_flash_encryption", "label": "Flash Encryption", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_crypto_accelerators", "label": "Crypto Accelerators (AES, SHA, RSA, HMAC, RNG, Digital Signature)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_efuse_otp", "label": "4096-bit eFuse OTP", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s2_power_management", "label": "Power Management Unit and Five Power Modes", "file_type": "concept", "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}], "edges": [{"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_xtensa_lx7", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_wifi", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_wifi", "target": "public_datasheets_esp32_s2_wifi_mac_baseband", "relation": "implements", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_wifi", "target": "public_datasheets_esp32_s2_rf_module", "relation": "shares_data_with", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_sram", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_rom", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_rtc_memory", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_ulp_coprocessor", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_ulp_coprocessor", "target": "public_datasheets_esp32_s2_power_management", "relation": "conceptually_related_to", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_usb_otg", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_touch_sensor", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_dac", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_sar_adc", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_twai", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_secure_boot", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_flash_encryption", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_crypto_accelerators", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_efuse_otp", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s2_chip", "target": "public_datasheets_esp32_s2_power_management", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S2.pdf", "source_location": null, "weight": 1.0}], "hyperedges": []}