{"nodes": [{"id": "public_datasheets_esp32_s3_chip", "label": "ESP32-S3 Series SoC", "file_type": "paper", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_xtensa_lx7", "label": "Xtensa Dual-Core 32-bit LX7 Microprocessor (240 MHz)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_simd_instructions", "label": "128-bit Data Bus and Dedicated SIMD Instructions", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_fpu", "label": "Single Precision Floating Point Unit (FPU)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_wifi", "label": "2.4 GHz Wi-Fi (IEEE 802.11 b/g/n)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_bluetooth_le", "label": "Bluetooth 5 LE and Bluetooth Mesh", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_ble_baseband", "label": "Bluetooth LE Baseband and Link Controller", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_wifi_mac_baseband", "label": "Wi-Fi MAC and Baseband", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_rf_module", "label": "RF Module (Balun, PA, LNA, Antenna Switch)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_sram", "label": "512 KB SRAM", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_rom", "label": "384 KB ROM", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_psram", "label": "In-Package Flash and PSRAM", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_l1_cache", "label": "L1 Cache", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_ulp_coprocessor", "label": "ULP Coprocessor (ULP-RISC-V, ULP-FSM)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_gdma", "label": "General DMA Controller (GDMA)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_usb_otg", "label": "Full-Speed USB OTG", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_usb_serial_jtag", "label": "USB Serial/JTAG Controller", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_sdmmc_host", "label": "SD/MMC Host Controller", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_lcd_camera_interface", "label": "LCD Interface and DVP Camera Interface", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_touch_sensor", "label": "14 Capacitive Touch Sensing IOs", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_twai", "label": "TWAI Controller (CAN 2.0)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_secure_boot", "label": "Secure Boot", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_flash_encryption", "label": "Flash Encryption", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_crypto_accelerators", "label": "Crypto Accelerators (SHA, AES, RSA, HMAC, RSA_DS, RNG)", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_permission_control", "label": "Permission Control", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_efuse", "label": "4096-bit eFuse Memory", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}, {"id": "public_datasheets_esp32_s3_power_management", "label": "Power Management Unit (PMU) and Four Power Modes", "file_type": "concept", "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "source_url": null, "captured_at": null, "author": null, "contributor": null}], "edges": [{"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_xtensa_lx7", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_xtensa_lx7", "target": "public_datasheets_esp32_s3_simd_instructions", "relation": "implements", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_xtensa_lx7", "target": "public_datasheets_esp32_s3_fpu", "relation": "implements", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_wifi", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_bluetooth_le", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_bluetooth_le", "target": "public_datasheets_esp32_s3_ble_baseband", "relation": "implements", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_wifi", "target": "public_datasheets_esp32_s3_wifi_mac_baseband", "relation": "implements", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_wifi", "target": "public_datasheets_esp32_s3_rf_module", "relation": "shares_data_with", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_bluetooth_le", "target": "public_datasheets_esp32_s3_rf_module", "relation": "shares_data_with", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_sram", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_rom", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_psram", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_l1_cache", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_ulp_coprocessor", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_gdma", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_usb_otg", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_usb_serial_jtag", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_sdmmc_host", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_lcd_camera_interface", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_touch_sensor", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_twai", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_secure_boot", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_flash_encryption", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_crypto_accelerators", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_permission_control", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_efuse", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s3_power_management", "relation": "references", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_xtensa_lx7", "target": "public_datasheets_esp32_s2_xtensa_lx7", "relation": "semantically_similar_to", "confidence": "INFERRED", "confidence_score": 0.95, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_wifi", "target": "public_datasheets_esp32_s2_wifi", "relation": "semantically_similar_to", "confidence": "INFERRED", "confidence_score": 0.95, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_ulp_coprocessor", "target": "public_datasheets_esp32_s2_ulp_coprocessor", "relation": "semantically_similar_to", "confidence": "INFERRED", "confidence_score": 0.95, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_crypto_accelerators", "target": "public_datasheets_esp32_s2_crypto_accelerators", "relation": "semantically_similar_to", "confidence": "INFERRED", "confidence_score": 0.95, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_secure_boot", "target": "public_datasheets_esp32_s2_secure_boot", "relation": "semantically_similar_to", "confidence": "INFERRED", "confidence_score": 0.95, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_twai", "target": "public_datasheets_esp32_s2_twai", "relation": "semantically_similar_to", "confidence": "INFERRED", "confidence_score": 0.95, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}, {"source": "public_datasheets_esp32_s3_chip", "target": "public_datasheets_esp32_s2_chip", "relation": "conceptually_related_to", "confidence": "INFERRED", "confidence_score": 0.85, "source_file": "public/datasheets/ESP32-S3.pdf", "source_location": null, "weight": 1.0}], "hyperedges": [{"id": "esp32_s3_wireless_stack", "label": "ESP32-S3 Wireless Subsystem (Wi-Fi + BLE + RF)", "nodes": ["public_datasheets_esp32_s3_wifi", "public_datasheets_esp32_s3_wifi_mac_baseband", "public_datasheets_esp32_s3_bluetooth_le", "public_datasheets_esp32_s3_ble_baseband", "public_datasheets_esp32_s3_rf_module"], "relation": "form", "confidence": "EXTRACTED", "confidence_score": 1.0, "source_file": "public/datasheets/ESP32-S3.pdf"}, {"id": "espressif_security_feature_family", "label": "Common Espressif Security Feature Family", "nodes": ["public_datasheets_esp32_p4_secure_boot", "public_datasheets_esp32_s2_secure_boot", "public_datasheets_esp32_s3_secure_boot", "public_datasheets_esp32_s2_flash_encryption", "public_datasheets_esp32_s3_flash_encryption", "public_datasheets_esp32_p4_xts_aes"], "relation": "form", "confidence": "INFERRED", "confidence_score": 0.85, "source_file": "public/datasheets/ESP32-S3.pdf"}]}